# Memory Organization

Fall 2023 COMP201 Lab 8



#### Recall: Memory Hierarchy





#### Why do we need Memory Hierarchies?

#### Some fundamental properties of computer systems

- Fast storage technologies cost more per byte, have less capacity, and require more power (heat!).
- The gap between CPU and main memory speed is widening.
- Locality comes to the rescue!

These fundamental properties of hardware and software suggest an approach for organizing memory and storage systems known as a memory hierarchy.

#### Fundamental idea of a memory hierarchy

- For each k, the faster, smaller device at level k serves as a cache for the larger, slower device at level k+1.
- Because of locality, programs tend to access the data at level k more often than they access the data at level k+1.

*(Ideal):* The memory hierarchy creates a large pool of storage that costs as much as the cheap storage near the bottom, but that serves data to programs at the rate of the fast storage near the top.



### Caching in Memory Hierarchy

Cache Type	What is Cached?	Where is it Cached?	Latency (cycles)	Managed By
Registers	4-8 bytes words	CPU core	0	Compiler
TLB	Address translations	On-Chip TLB	0	Hardware MMU
L1 cache	64-byte blocks	On-Chip L1	4	Hardware
L2 cache	64-byte blocks	On-Chip L2	10	Hardware
Virtual Memory	4-KB pages	Main memory	100	Hardware + OS
Buffer cache	Parts of files	Main memory	100	OS
Disk cache	Disk sectors	Disk controller	100,000	Disk firmware
Network buffer cache	Parts of files	Local disk	10,000,000	NFS client
Browser cache	Web pages	Local disk	10,000,000	Web browser
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server



### Cache Example #1: TIO Breakdown

- Cache Size: 1 MB
- Block Size: 64 Bytes
- 4-way Set-Associative
- 36-bit byte-addressable address space.

#### Complete the TIO address breakdown:





### Cache Example #2: TIO Breakdown

Assume a system with the following properties:

- Cache Size: 16 KB
- Line Size: 32 Bytes

#### What would be the values of each of the three fields for the following addresses?

Address	Тад	Index	Offset
0x00B248AC			
0x5002AEF3			
0x10203000			
0x0023AF7C			



### Cache Example #2: TIO Breakdown

Assume a system with the following properties:

- Cache Size: 16 KB
- Line Size: 32 Bytes

#### What would be the values of each of the three fields for the following addresses?

Address	Тад	Index	Offset
0x00B248AC	0x2C9	0x45	0xC
0x5002AEF3	0x1400A	0x177	0x13
0x10203000	0x4080	0x180	0x0
0x0023AF7C	0x8E	0x17B	0x1C



### Cache Simulator

- Simulates usage of Cache
- Step-by-step explanation
- Adjustable system parameters
- Cache hits, misses, counts and history
- Physical Memory and Cache Memory can be visualized





https://courses.cs.washington.edu/courses/cse351/cachesim/









System Parameters:	Manual Me	mory Ac	cess:			History:
Address width: 6 v bits Cache size: 16 v bytes Block size: 2 @ 4 0 8 bytes	🛛 Explain	Read / Write /	Addr: 0x23 Addr: 0x	, Byte: 0a		R(0x23) = H
Associativity: 0 1 @ 2 0 4 way(s) Write Hit: Write back • Write Miss: Write-alocate •	Tag 100	Index 0	Offset 11	Cache Hits 0	Cathe Misses	
Replacement: [Least Recently Used v] Reset System Explain	Simulation 0x20. LRU statuse Data: 0x48	Message is update	si di.	8	•	Load
m = 6, C = 16 K = 4, E = 2 Write back Write-allocate Eviction: LRU	Set 0	V D T 104 00 00 00	Cache   od 4a fe	Data 548 1 2 1	Phy 0x00 20 f6 0x08 a2 d0 0x10 b8 bd 0x10 84 3f 0x20 cd 4a	/sical Memory ef[ea]a2[5e]9f[1a] 4f[c4]a0[0c]f7[27] 1a]ca]35[95]cb[80] 02[4f]8e]f3[f6]e5] f6[48]1a]6f[7e]63]

0x20 e9 36 ae 32 0d 37 bc c9 0x30 93 dc b8 7a 3b 1a b2 0c 0x30 d3 a6 a4 71 e2 23 9c 59

#### Cache Simulator: Writing 0x13 at 0x22

System Param	eters:	-Manual Me	mory Ac	cess:			History:
Address width	6 🕶 bits		Realt	Addr: 0x 23			8/8x23) + H
Cache size:	16 🕶 bytes	Z Explain	Next	Addr: 0x 22	, Byte: 0x	: 13	> W(0x22, 0x13) = ?
Block size:	02 @ 4 0 8 bytes		Flush				
Associativity:	○ 1			T THE REAL PROPERTY.			
Write Hit:	Write back 🛩	Tag	Index	Offset	Cache Hits	Cache Misses	
Write Miss:	Write-allocate 🛩	100	0	11	0	10	
Replacement:	Least Recently Used 🗸	Simulation	Messages	\$1			
R	eset System	Write: 0x13	at addr	ess 0x22			
-	Explain						Load    1

m = 6, C = 16 K = 4, E = 2 Write back Write-allocate Eviction: LRU

	VDT Cache Data	
	104 cd 4a f6 48	1
Set 0	00	2
	00	1
Set 1	00	1

		Ph	ysi	cal	L M	emo	ry	
0x00	20	f6	ef	ea	a2	5e	9f	1a
0x08	a2	d0	4f	c4	a0	0c	£7	27
0x10	b8	bd	1a	ca	35	95	cb	80
0x18	84	3f	02	4f	8e	f3	f6	e5
0%20	cd	4a	f6	48	1a	6f	7e	63
0x28	e9	36	ae	32	0d	37	bc	c9
0x30	93	dc	b8	7a	Зb	1a	b2	0c
0x38	d3	a6	a4	71	e2	23	9c	59





m = 6 C = 16	VDT Cache Data	Physical Memory
K = 4, E = 2	104 cd 4a f6 48	0x00 20 f6 ef ea a2 5e 9f 1a
Write back	000	0x08 a2 d0 4f c4 a0 0c f7 27
Write-allocate	[0]0]-]]]=]	0x10 b8 bd 1a ca 35 95 cb 80
Eviction: LRU	00	0x18 84 3f 02 4f 8e f3 f6 e5
		0x20 cd 4a f6 48 1a 6f 7e 63
		0x28 e9 36 ae 32 0d 37 bc c9
		0x30 93 dc b8 7a 3b 1a b2 0c
		0x38 d3 a6 a4 71 e2 23 9c 59



m = 6, C = 16	VDT Cache Data	Physical Memory
K = 4, $E = 2$	114 cd 4a 13 48	0x00[20]f6[ef]ea]a2[5e]9f[1a]
Write back	00	0x0% a2 d0 4f c4 a0 0c f7 27
Write-allocate	00	0x10 b8 bd 1a ca 35 95 cb 80
Eviction: LRU	00	0x18 84 3f 02 4f 8e f3 f6 e5
		0x20 cd 4a f6 48 1a 6f 7e 63
	U	0x28 e9 36 ae 32 0d 37 bc c9
		0x30 93 dc b8 7a 3b 1a b2 0c
		0x38 d3 a6 a4 71 e2 23 9c 59

### Recall: General Caching Concepts: 3 Types of Cache Misses

- Cold (compulsory) miss
  - Cold misses occur because the cache starts empty and this is the first reference to the block.
- Capacity miss
  - Occurs when the set of active cache blocks (working set) is larger than the cache.
- Conflict miss
  - Most catches limit blocks at level k+1 to a small subset (sometimes a singleton) of the block positions at level k.
    - E.g. Block i at level k+1 must be placed in block (i mod 4) at level k.
  - Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block.
    - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time.



#### Cache Example #3: Effective Access Time

Find the EAT for a system with the following properties:

- Cache access time: 10 ns
- Cache miss rate: 1%
- Main Memory access time: 200 ns

EAT = 
$$T_{cache}$$
 + (1-Hit Rate) \*  $T_{Memory}$   
= 10 + 0.01 \* 200  
= 10 + 2  
= 12 ns



## Locality in Programs

Principle of Locality:

 Programs tend to use data and instructions with addresses near or equal to those they have used recently.

#### • Temporal locality:

 Recently referenced items are likely be referenced in the near future.

#### • Spatial locality:

 Items with nearby addresses tend to be referenced close together in time.



00000000000400	512 <main>:</main>	
400512:	55	push %rbp
400513:	48 89 e5	mov %rsp,%rbp
400516:	c7 45 fc 00 00 00 00	8 movl \$8x8,-8x4(%rbp)
40051d:	c7 45 f8 00 00 00 00	0 movl \$0x0,-0x8(%rbp)
488524:	c7 45 fc 00 00 00 00	0 movl \$0x0,-0x4(%rbp)
40052b:	eb 14	jnp 400541 <nain+0x2f></nain+0x2f>
40052d:	8b 45 fc	mov -0x4(%rbp),%eax
400530:	of af 45 fc	<pre>inul -0x4(%rbp),%eax</pre>
400534:	89 45 f4	mov %eax,-0xc(%rbp)
400537:	8b 45 f4	mov -0xc(%rbp),%eax
40053a:	01 45 f8	add %eax,-8x8(%rbp)
40053d:	83 45 fc 01	addl \$8x1,-8x4(%rbp)
400541:	83 7d fc 09	cmpl \$8x9,-8x4(%rbp)
400545:	7e e6	jle 40052d <nain+0x1b></nain+0x1b>
400547:	b8 00 00 00 00	mov \$8x8,%eax
40054c:	Sd	pop %rbp
40054d:	c3	retq
40054e:	66.98	xchg %ax,%ax

#### **Temporal or Spatial Locality?**



## Locality in Programs

Principle of Locality:

 Programs tend to use data and instructions with addresses near or equal to those they have used recently.

#### • Temporal locality:

 Recently referenced items are likely be referenced in the near future.

#### • Spatial locality:

 Items with nearby addresses tend to be referenced close together in time.



0000000000400	512 <main>:</main>		
400512:	55	push	Xrbp
400513:	48 89 e5	nov	%rsp,%rbp
400516:	c7 45 fc 00 00 0	0 00 movl	\$8x8,-8x4(%rbp)
40051d:	c7 45 f8 00 00 0	00 00 novl	\$8x8,-8x8(%rbp)
488524:	c7 45 fc 00 00 0	0 00 movl	\$8x8,-8x4(%rbp)
40052b:	eb 14	jnp	400541 <nain+0x2f></nain+0x2f>
40052d:	8b 45 fc	nov	-0x4(%rbp),%eax
400530:	of af 45 fc	Inul	-0x4(%rbp),%eax
400534:	89 45 f4	NOV	%eax,-0xc(%rbp)
400537:	8b 45 f4	nov	-0xc(%rbp),%eax
40053a:	01 45 f8	add	%eax,-0x8(%rbp)
40053d:	83 45 fc 01	addl	\$8x1,-8x4(%rbp)
400541:	83 7d fc 09	Cmpl	\$8x9,-8x4(%rbp)
400545:	7e e6	jle	40052d <main+0x1b></main+0x1b>
400547:	bs cc cc cc cc	nov	\$8x8,%eax
40054c:	5d	pop	Xrbp
48854d:	c3	retq	
40054e:	66 90	xchg	Xax,Xax

#### **Temporal or Spatial Locality?**

Both!



### Recall: Spatial Locality in Arrays

```
int sumarraycols(int a[M][N])
{
    {
        int i, j, sum = 0;
        for (j = 0; j < N; j++)
            for (i = 0; i < M; i++)
            sum += a[i][j];
        return sum;
    }
}
(a)</pre>
```

Address	0	4	8	12	16	20
Contents	a00	$a_{01}$	$a_{02}$	$a_{10}$	a11	a12
Access order	1	3	5	2	4	6

**Good Locality?** 

No! (Stride-N pattern)



### Recall: Spatial Locality in Arrays

```
1 int sumarrayrows(int a[M][N])
2 {
3 int i, j, sum = 0;
4
5 for (i = 0; i < M; i++)
6 for (j = 0; j < N; j++)
7 sum += a[i][j];
8 return sum;
9 }
(a)</pre>
```

Address	0	4	8	12	16	20
Contents	$a_{00}$	<i>a</i> <sub>01</sub>	a02	<i>a</i> <sub>10</sub>	<i>a</i> <sub>11</sub>	a12
Access order	1	2	3	4	5	6

**Good Locality?** 



### Recall: Spatial Locality in Arrays



**Good Locality?** 

No!



### Locality in Data

#### int A[10][10], B[10][10], C[10][10];

}

**Good Locality?** 



### Locality in Data



How about this one?

![](_page_24_Picture_3.jpeg)

### Concluding Observations

#### Programmer can optimize for cache performance

- How data structures are organized
- How data are accessed
  - Nested loop structure
  - Blocking is a general technique

#### All systems favor "cache friendly code"

- Getting absolute optimum performance is very platform specific
  - Cache sizes, line sizes, associatives, etc.
- Can get most of the advantage with generic code
  - Keep working set reasonably small (temporal locality)
  - Use small strides (spatial locality)

![](_page_25_Picture_12.jpeg)

![](_page_26_Picture_0.jpeg)

## Code Profiling

- A **code profiler** is a tool to analyze a program and report on its resource usage
  - "resource" could be memory, CPU cycles, network bandwidth, and so on
- The program is run under control of a profiling tool
- During application development, a common step is to improve runtime performance using profiling tools.
- To not waste time on optimizing functions which are rarely used, one needs to know in which parts of the program most of the time is spent.
- Some example:
  - Callgrind, GProf, JConsol, CLR

![](_page_27_Picture_8.jpeg)

## Valgrind

the Valgrind framework supports a variety of runtime analysis tools

- memcheck
  - detects memory errors/leaks
- massif
  - reports on heap usage
- helgrind
  - detects multithreaded race conditions
- callgrind/cachegrind
  - profiles CPU/cache performance

![](_page_28_Picture_10.jpeg)

## Callgrind/cachegrind

- The Valgrind profiling tools are cachegrind and callgrind
- The cachegrind tool simulates the L1/L2 caches and counts cache misses/hits.
- The callgrind tool counts function calls and the CPU instructions executed within each call and builds a function callgraph
- The callgrind tool includes a cache simulation feature adopted from cachegrind, so you can actually use callgrind for both CPU and cache profiling.

![](_page_29_Picture_5.jpeg)

### Basic Usage of Callgrind

- First, we need to compile our program with debugging enabled
  - gcc -g -ggdb name.c -o name.out
- You first need to run your program under Valgrind and explicitly request the callgrind tool (if unspecified, the tool defaults to memcheck)

valgrind --tool=callgrind [possible options] name.out
program-arguments

• The result will be stored on the files callgrind.out.PID, where PID will be the process identifier.

Process identifier	==22417== Events ==22417== Collected	: Ir : 7247606	
	==22417== ==22417== I refs:	7,247,606	Number of Instruction read (Ir)
	TV		

## Basic Usage of Callgrind

Counting instructions with callgrind

- The callgrind output file is a text file, but its contents are not intended for you to read yourself.
- You can properly read the output using callgrind\_annotate
  - callgrind\_annotate --auto=yes
     callgrind.out.PID
- The --auto=yes option report counts for each C statement
- Do not forget to replace PID by the

![](_page_31_Picture_7.jpeg)

Sorts a 1000-member array using selection sort

```
. void swap(int *a, int *b)
    3,000 {
    3,000
               int tmp = *a;
    4,000
               *a = *b;
    3,000
               *b = tmp;
    2,000
        . int find_min(int arr[], int start, int stop)
    3,000 {
    2,000
               int min = start;
               for(int i = start+1; i <= stop; i++)</pre>
2,005,000
                   if (arr[i] < arr[min])
4,995,000
    6,178
                       min = i;
    1,000
               return min;
    2,000
        . void selection_sort(int arr[], int n)
        3
    4,005
               for (int i = 0; i < n; i++) {
    9,000
                   int min = find_min(arr, i, n-1);
7,014,178
           => sorts.c:find_min (1000x)
   10,000
                   swap(&arr[i], &arr[min]);
   15,000
           => sorts.c:swap (1000x)
```

### Interpreting the results

- The Ir counts are basically the count of assembly instructions executed.
- By default, the counts are *exclusive* 
  - The counts for a function include only the time spent in that function and not in the functions that it calls.
- By using exclusive counts you can detect the bottlenecks.
- Here, the work is concentrated in the loop to find the min value

```
. void swap(int *a, int *b)
    3,000
    3,000
               int tmp = *a;
    4,000
               *a = *b:
    3,000
               *b = tmp;
    2,000
        . int find_min(int arr[], int start, int stop)
    3,000 {
    2,000
               int min = start;
               for(int i = start+1; i <= stop; i++)</pre>
2,005,000
                   if (arr[i] < arr[min])
4,995,000
    6,178
                       min = i;
    1.000
               return min;
   2,000
         void selection_sort(int arr[], int n)
        3
    4,005
               for (int i = 0; i < n; i++) {
    9,000
                   int min = find_min(arr, i, n-1);
7,014,178
           => sorts.c:find_min (1000x)
   10,000
                   swap(&arr[i], &arr[min]);
   15,000
           => sorts.c:swap (1000x)
```

![](_page_32_Picture_7.jpeg)

### Basic Usage of Callgrind

Adding in cache simulation

• Invoke valgrind by --simulate-cache=yes

#### valgrind --tool=callgrind --simulate-cache=yes name.out args

- The cache simulator models a machine with a split L1 cache (separate instruction I1 and data D1), backed by a unified second-level cache (L2).
- Similar to the previous example, callgrind\_annotate should be used to interpret the output.

![](_page_33_Picture_6.jpeg)

### Callgrind Example

==16409== Events : Ir Dr Dw Iimr Dimr Dimw I2mr D2mr D2mw ==16409== Collected : 7163066 4062243 537262 591 610 182 16 103 94 ==16489== ==16409== I refs: 7.163.866 ==16409== I1 misses: 591 ==16409== L2i misses: 16 ==16409== I1 miss rate: 0.0% ==16409== L2i miss rate: 0.8% ==16409== 4,599,505 (4,062,243 rd + 537,262 wr) ==16409== D refs: ==16409== D1 misses: 792 610 rd + 182 wr) ==16409== L2d misses: 197 ( 103 rd + 94 wr) ==16409== D1 miss rate: 0.0% ( 0.0% + 0.8% ==16409== L2d miss rate: 0.0% ( 0.0% + 0.0% ) ==16409== ==16409== L2 refs: 1,201 rd + 1,383 ( 182 wr) ==16409== L2 misses: 213 ( 119 rd + 94 wr) ==16409== L2 miss rate: 0.0% ( 0.0% + 0.0% )

It sounds like we have a cache friendly code.

![](_page_34_Picture_3.jpeg)

Ir: I cache reads (instructions executed)

11mr: 11 cache read misses (instruction wasn't in 11 cache but was in L2)

I2mr: L2 cache instruction read misses (instruction wasn't in I1 or L2 cache, had to be fetched

Dr: D cache reads (memory reads)

D1mr: D1 cache read misses (data location not in D1 cache, but in L2) D2mr: L2 cache data read misses (location not in D1 or

L2) Dw: D cache writes (memory writes)

D1mw: D1 cache write misses (location not in D1 cache, but in L2)

D2mw: L2 cache data write misses (location not in D1 or L2)

### Callgrind Example

UNIVERSITY

Ir	Dr		Dw	11	nr i	Dle	ir (	)1 <i>m</i> v	12	mr.	D2mr D2mw
1000	+			۰.				1	vo:	d s	wap(int *a, int *b)
3,000	0	1,	666		1		0	. 0		1	{
3,000	2,000	1,	666					- 20	÷.,		int tmp = wa;
4,000	3,000	1,	000		λ.	1		1		1	<pre>*a = *b;</pre>
3,800	2,000	1,	000		÷.			- 20	۰.	4	<pre>sb = tmp;</pre>
2,000	2,000			1.	1	1.		1	۰.	}	
					*	+	. +	*			
					*				int	11	ind_min(int arr[], int start, int s
/p1	1.21							11.2			
3,000	0	1,	669		3		0	. 9		1	(
2,000	1,000	1,	000	÷.,	9		0	1		.0	<pre>0 1 int min = start;</pre>
2,005,000 (0: 1++)	1,082,	666	500	,50	8			•			. for(int i = start+1; i <= s)
1,995,000 2,9	97.888		8			13	12				19 . if (arrli) < arrls
(n1)			383			19		12		2	
6,144	3,072	3.	072								min = i;
1,000	1,000	-		١.,	۹.	12.	Ξ.	. 8.	е,		return min;
2,000	2,000		14							3	
							1.	1	voi	d s	election_sort(int arr[], int n)
3	0		1		1		0	. 0		1	(
4,885	2,002	1,	881		÷.			- 20	÷.	1	for (int $i = 0; i < n; i ++$ ) {
9,000	3,000	5,	666		1			1		1	int min = find_min(arr, i, )
-1);											
7,814,144	4,006,	072	505	57	2	13	13	32		1	1 19 1 => sorts.cifind_min
1008x)											
10,000	4,000	З,	000								<pre>swap(&amp;arr[i], &amp;arr[min]);</pre>
15,000	9,000	4,	000		1		0	0		1	<pre> =&gt; sorts.c:swap (1800x)</pre>
										1	
2	2			1	×0.	3.				}	

Ir: I cache reads (instructions executed)

11mr: 11 cache read misses (instruction wasn't in 11 cache but was in L2)

I2mr: L2 cache instruction read misses (instruction wasn't in I1 or L2 cache, had to be fetched

Dr: D cache reads (memory reads)

D1mr: D1 cache read misses (data location not in D1 cache, but in L2) D2mr: L2 cache data read misses (location not in D1 or

L2) Dw: D cache writes (memory writes)

D1mw: D1 cache write misses (location not in D1 cache, but in L2)

![](_page_35_Picture_9.jpeg)

#### Additional Points

- L2 misses are much more expensive than L1 misses, so pay attention to passages with high **D2mr** or **D2mw** counts.
- Even a small number of misses can be quite important, as a L1 miss will typically cost around 5-10 cycles, an L2 miss can cost as much as 100-200 cycles
- Callgrind cannot detect the bottleneck of your program if it is related to file I/O
- Try to examine different paths of your program

![](_page_36_Picture_5.jpeg)

Profile da	ta file 'c	allgrind.ou	ut.18	974' (c	reators	call	grind	-3.15.0	······
II cachei II cachei L cachei Inrigger: Profiled t vents sho vents sho vents sort Aresholds include di iser annot	32768 B, 6 32768 B, 6 838868 B, Raitc blo rogram ter arget: ./ orded: Ir wni Ir order: Ir order: Ir sted: atlon: on	4 B, 4 way 4 B, 5 way 64 B, 16-1 ck 0 - 170 mination matrix good Dr Dw Iin Dr Dw Iin Dr Dw Iin 0 D 0 0 0	asso asso asso asso asso asso asso asso	clative clative ssociat (PID 1 r D1mw r D1mw r D1mw 0	ive 8974, ; ILar Di ILar Di ILar Di	sart 1 per DL per DL per DL	~111		
(r	Dr	Dw	1	ter Dte	e bbe	- 1	Ler D	UNF BU	
05,230,70	3 25,007,2	84 13,054,4	426	887 63,	834 63,	075	798 1	,065 62	937 PROGRAM TOTALS
(f.	Dr	Dei	LIAr	Dier	01##	ILAr	DUAY	DLAN	FileIfunction
15,878,729 15,967,742 12,698,913 17,668,686 4,668,686	5,828,289 8,000,000 7,840,405 4,005,000 1,000,000	3,828,218 4,090,008 2,028,205 3,080,908 1,080,008	4 2 2 3 1	1 3 62,501 0 0	42,50	223	02.00.	62,489	<pre>natrix_good.c:nain [/Users/ncokelek21/201/Lab&amp;/natrix_good.out] /wur/src/debug/gllbc-2.17-c75%a&amp;Md/stdlib/random_r_c:random_r [/ws natrix_good.c:efficient_sum [/Users/ncokelek21/201/Lab&amp;/natrix_goo /wur/src/debug/gllbc-2.17-c75%a&amp;Md/stdlib/random.c:random [/wsr/lib/ /wsr/src/debug/gllbc-2.17-c75%a&amp;Md/stdlib/random.c:rand [/usr/lib/4/</pre>
- Auto-an	notated so	erce: matri	Lx_go	od.c					
Le.	Dr	Dw	Ilar	01er	01me	ILAP	DUAR	DEme	
									#include «stdio.h» #include «stdlib.h»
1	•		1	•		1			int efficient_sum(int arr[100][100][100]){
	. i								int size = 100:
i		i							Lot sum = 0;
485	202	101							for(1 = 0; 1 < size; 1++)(
40,500	26,200	10,100				1.13			for(] = 0; ] < size; ]++)(
4,050,080	2,020,000	1,010,000	1			- 1			for(k = 0; k < size; k++){
re,000,000	210001000	1,000,000		ex,500					max we muchellillelt
									server fille
									Second Second State
1	1								return sun;
2	2			1					

Profile data file 'callorind.out.27711' (creator: callorind-3.15.0) It cache: 32768 B, 64 B, 8-way associative D1 cache: 32768 8, 64 8, 8-way associative LL cache: 26254400 B, 64 B, 25-way associative Timerange: Basic block 0 - 17081676 Trigger: Program termination Profiled targets ./matrix\_bad.out (PID 27711, part 1) Events recorded: In Dr Dw Ilmr Olmr Olmw ILmr DLmr DLmw Events shown: In Dr. Dw Iiwn Diwn Diww Jiwr Diwn Diww Event sort order: Ir Dr Dw Iimr Dimr Dimw limr Dimr Dimw Thresholds: ----------Include dirs: User annotated: Auto-annotation: on Der . Tiar Diar Dime TLAF DLAF DLAW 106,258,137 20,107,202 13,054,422 612 1,001,319 1,000,565 807 1,064 62,935 PROGRAM TOTALS Timr Dimr Dime Timr Dimr Dime file:function Se. Der 37,698,938 6,848,418 3,628,218 2 999,985 4 0 62,485 matrix\_bad.c:main [/Users/mcokelek21/201/Lab8/matrix\_bad.out] 25.967.742 8.000.000 4.000.000 2 3 0 2 2 . /usr/src/debug/gllbc-2.17-c758a686/stdllb/randon\_r.c:randon\_r [/ 22,090,913 7,040,465 2,020,205 2 999,986 0 2 . . . matrix bad.c:limefficient sum [/Users/mcokelek21/201/Lab8/matrix] 17,000,000 4,000,000 3,000,000 3 0 1 /usr/src/debug/glibc-2.17-c758a686/stdlib/random.crrandom [/usr/ 4,000,008 1,000,000 1,000,000 /usr/src/debug/glibc-2.17-c758a686/stdlib/rand.c:rand [/usr/lib64 Auto-annotated source: matrix bad.c 80 Dw TIAR DIAR DIAW TUAR DUAR DUAW minclude <utdio.he . Finclude «stdlib.h» int inefficient sum(int arr[100][100]][100]]{ ٠ . int 1, 1, k; int size = 100; Let sun + 8: for(k = 0; k = stre; k++){ 485 282 181 40.500 28,288 10,100 for(1 = 0; 1 = stze; 1++){ 4,050,000 2,020,000 1,010,000 for(1 = 0: 1 < size: ]++)( . . 18,000,000 5,000,000 1,000,000 389,999 8 sun += arr[1][1][k]: return sum:

#### References

- 1. Some of the slides are borrowed from materials in Stanford CS107, CMU15-213 and CS201, Portland State University
- 2. <u>https://stackoverflow.com/questions/16699247/what-is-a-cache-friendly-code</u>
- 3. <u>https://www.valgrind.org/docs/manual/manual.html</u>
- 4. The Cache Simulator and its demos are borrowed from materials in University of Washington,

CSE 351

![](_page_39_Picture_6.jpeg)